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ABSTRACT 
The explosive growth of today's wireless communication market has brought an in­
creasing demand for high performance radio-frequency (RF) circuits in low-cost tech­
nologies. Because of advancements in RF CMOS circuits, devices, and passive elements 
in the last decade, it has become possible to develop a RF system-on-chip (SoC) that 
integrates RF, analog and digital circuits completely. Direct downconversion, or zero-
IF downconversion architecture, shows an advantage over traditional superheterodyne 
architectures, because it eliminates the image rejection filter and IF filter, and employs 
only one local oscillator (LO), which reduces the receiver size and power dissipation sig­
nificantly. For this reason, direct downconversion has drawn more and more attention 
recently in various wireless applications. However, direct downconversion also presents 
some design challenges like flicker noise, DC offsets, even-order distortion, and I/Q mis­
matches. In this work, a thorough noise analysis and a comprehensive study of the noise 
mechanism of the low noise amplifier of CMOS direct downconversion receivers(DCR) 
is given. Also addressed is the design of a cross-coupled LC voltage-controlled oscil­
lator (VCO). For the low noise amplifier, which presents major noise contribution to 
the downconversion receiver front-end, an optimization technique which employs both 
a parallel capacitance and an interstage inductor is proposed. The addition of this ca­
pacitance helps keep the active device relatively small, and the analysis on the effects 
of the interstage inductor shows that it helps boost gain of the LNA at the desired op­
eration frequency of 2.4GHz, and offers a lower noise figure. In order to achieve direct 
downconversion, both a passive switching mixer and an active double-balanced mixer 
xi 
are presented. The passive switching mixer helps solve the problem of flicker noise, but 
suffers power loss, while the double-balanced architecture helps relieve the problems of 
DC offset and second-order distortion. The last part of this presentation is about a 
partially tunable CMOS LC-VCO which achieves good phase noise performance at the 
cost of smaller tuning range. It uses on-chip spiral inductors and junction varactors 
in the resonant LC-tank. The presented building blocks can be used for a low-power, 
low-voltage DCR front-end for 802.11b/g applications. It is concluded that direct down-
conversion architecture can find its use in low-power, low-cost 802.11b and Bluetooth 
applications should the circuit design make use of the optimization techniques addressed 
in this work. 
1 
CHAPTER 1. INTRODUCTION 
Radio frequency (RF) integrated circuits have had, in the last few years, one of 
the greatest improvements in IC marketing, thanks to the fast developing mobile and 
wireless applications in communication, networking, and entertainment industries. The 
call for lower cost, lower power consumption, wider bandwidth and higher insensitivity, 
along with advances in semiconductor processing technology, has made it possible to 
design a fully integrated RF part [1], The most widely used radio receiver architecture 
is the superheterodyne architecture [2], shown in Figure 1.1, that can be dated back 
to as early as 1918 [3]. In such an architecture, the input RF signal is first applied to 
a low-noise amplifier (LNA) at RF, then down-converted to an intermediate frequency 
(IF) by mixing with a local oscillating (LO) signal, then this IF signal is applied to an IF 
bandpass filter, and then finally mixed with a second LO signal to reach baseband. This 
architecture can provide sufficiently low noise figure, but its drawback is also evident. 
It requires an image rejection filter, an IF filter, and at least two LOs, which not only 
adds to receiver size, but also increases power dissipation. It is therefore natural to turn 
to another architecture: zero-IF down-conversion, or direct down-conversion. A typical 
direct down-conversion receiver architecture is shown in Figure 1.2 [4], In such an archi­
tecture, the IF frequency is reduced to zero, thus eliminating the image rejection filter, 
the IF filter, and also the first LO. The reason is that the phase of the LO with respect 
to the incoming RF signal is important. If the phases are coincident or anticoncident, 
the demodulated signal is of maximum strength. If the phase relationship happens to 
be a quadrature one, the demodulated signal is zero. What remain now are only an 
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LNA, a conversion mixer, an LO and a baseband lowpass filter (LPF), thus significantly 
reducing the receiver size and power dissipation. Depending on the requirement of sys­
tem, an analog/digital converter (ADC) can also be included in this architecture. For 
this reason, direct conversion technique has seen more and more attention recently, es­
pecially for modern wireless application such as GSM/UMTS [5], Wideband CDMA [6], 
EPRS [7], etc. 
Data 
Out 
LN/C 
A/D 
A/D 
Demod 
Filter 
LO LO 
RF 
Filter 
Figure 1.1 Block diagram of a superheterodyne receiver 
However, there are also some drawbacks in direct conversions in spite of a consider­
able number of earnest attempts. These impediments have thus far stymied efforts to 
use this architecture for more sophisticated applications. Among these problems is an 
unfortunate, extreme sensitivity to DC offsets and flicker noise. With a zero IF, offsets 
and flicker noise represent error components within the same band as the desired signal. 
Another difficulty is intolerance of front-end nonlinearity. Any even-order distortion pro-
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Figure 1.2 Block diagram of a superheterodyne receiver 
duces a DC offset that is signal-dependent, and thus represents another "noise" term. 
This requires that the front-end LNA must be designed to have very high second-order 
input interception point, or IIP2. This requirement usually forces a significant increase 
in front-end power dissipation since increasing bias level improves linearity. The third 
difficulty is that of LO radiation. Since the LO is at the same frequency as that of 
the RF input signal, LO energy can find its way to the antenna and radiate, causing 
interference to other receivers, as shown in Figure 1.3. What is worse is that the LO 
can cause interference to its own receiver. Depending on the phase relationship between 
the LO signal and the RF signal, as well as the LO component which appears at the RF 
port, another DC "noise" component will appear in the baseband signal as a result of 
the mixing action. Since the LO power is generally stronger than that of the RF signal, 
this self-mixing of LO energy is a significant problem. Extraordinary isolation therefore 
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must be achieved to prevent the DC offset from dominating the output of the mixer. 
In summary, the direct-downconversion receiver needs an exceptionally linear LNA, two 
exceptionally linear mixers, two LO's operating at or near the RF, a method for obtain­
ing a quadrature relationship between the two LO signals, extraordinary isolation of the 
energy from the LO's and a method for achieving very small offsets and flicker noise. In 
practice, these goals can not be achieved simultaneously, so a good design is that one 
can tradeoff them according to design requirements. 
Some important issues and challenges in DCR design will be explored more in fol­
lowing sections of this chapter, and a brief introduction of WLAN systems is presented 
in Chapter 2. In Chapter 3, a noise analysis of LNA is described first, followed by a pro­
posed architecture with a parallel intrinsic capacitance and an interstage inductor, and 
then simulation results are shown at the end of this chapter. In Chapter 4, two different 
architectures of direct downconversion mixers are compared with literature reviews, and 
in Chapter 5, a design of a low voltage cross-coupled LC VCO is introduced. Chapter 6 
LO Leakage DC Offset 
Figure 1.3 LO leakage 
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gives the conclusion of what is presented in this dissertation, and gives a hint on what 
future work can be done following this work. 
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1.1 Noise in RF Receivers 
One of the most important factors to consider in evaluating the performance of a com­
munication system is its ability to process low-amplitude signals. Every system creates 
noise, which limits its ability to process weak signals. The principal noise sources are: 
(l)random thermal noise generated in the resistors and transistors [8]; (2)the undesired 
cross-coupling of signals between two sections of the receiver, and (3)power-supply noise. 
Except for thermal noise, all of these sources of noise can be eliminated theoretically, by 
proper design and construction. 
Thermal noise is inherent in all resistors and transistors. It is a critical factor in the 
performance of communication receivers since it determines the minimum signal level 
that can be detected. A measure of receiver performance, referred to as noise figure, 
has long been used to quantitatively describe the noise generated in a communication 
network. 
1.1.1 Thermal Noise 
Thermal noise is also called Johnson noise [9] or Nyquist noise [10]. It is cause by 
thermal vibration of bound charges and thermal agitation of electrons in a conductive 
material. It exists in all practical passive or active devices. For a resistor which has a 
resistance of R, its available noise power up to moderately high frequencies has been 
shown by Nyquist to be [10]: 
PN = kTB (1.1) 
where k = 1.374 x 10~23J/K is Boltzmann's constant, T is the resistor's physical tem­
perature in Kelvin, and B is its bandwidth. 
Because the noise power does not depend on the center frequency of operation but 
only on the bandwidth, it is called "white noise", as shown in Figure 1.4. A couple of 
observations about Pat are worth considering: 
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Pfs/B 
Rn 
AAAr 
(a) A noisy resistor (b) Noise spectral power density 
Figure 1.4 White noise in an amplifier 
• As bandwidth is reduced, so is Pjv, which means narrower bandwidth circuits are 
less noisy. 
• As T is reduced, Pn is also lessened, which means cooler devices generate less noise 
power. 
From above, a noisy resistor at a temperature T can be modelled by an ideal noiseless 
resistor RN0 at 0°K in conjunction with a noise voltage source Vn^rms, as shown in 
Figure 1.5. 
From this model, the available noise power to the load under matched condition is 
given by 
Pn = (1.2) 
4-rl N 
thus 
Vn ,rms = 2PnRn = 2\JkTBRN (1.3) 
From Equation( 1.3), one can observe that the noise voltage is proportional to Rn1^2. 
Thus, higher-valued resistors have a higher noise voltage even though they provide the 
8 
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—Wv o 
Rk 6) v„. 
Figure 1.5 Model of a noisy resistor 
same noise power level as the lower-valued resistors. 
1.1.2 Noise Figure 
In many analog circuits, the signal-to-noise-ratio (SNR), defined as the ratio of the 
signal power to the total noise power, is an important parameter. However, in RF 
design, a concept of "noise figure" is widely used to characterize receiver front-end's 
noise performance [11]. The most commonly accepted definition of noise figure represents 
the ratio of available noise power out of a two-port network divided by the product of 
available noise power at the input from the source times available gain of the two-
port [12]: 
NF = (1.4) 
The available gain Ga is the ratio between available power at the output Ps0 and 
available power at the input Psf. 
Pso 
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therefore we have: 
NF _ PnoPIX _ Psi/Pni 
Pm Pso Pso/Pno 
- s «" 
So noise figure can also be defined as the ratio between the input SNR and the 
output SNR. It is always a number greater than 1. In practice, the noise figure is 
normally expressed in dB as: 
NFdB — 10logw(NF) (1.7) 
In this dissertation, unless otherwise explained, NF is used to denote noise figure in 
dB. 
1.1.3 Noise Figure of Cascaded Stages 
For a communication system consisting of cascaded stages, as shown in Figure 1.6, 
the overall noise figure can be obtained in terms of the noise figure and gain of each 
stage [11]: 
NF = 1HNF1-1) + ^  + ^  + ...+gNF-g~1 (1.8) 
Cri (-7ivr2 - * Cx(m-l) 
Equation 1.8 tells us that the overall noise performance is mainly dominated by 
that of its first stage, as long as all stages contributes significant positive gains. For a 
RF receiver front-end, the noise performance of the LNA is extremely important, as it 
determines the overall noise performance that a front-end can achieve. For example, if 
an LNA has a noise figure of 2dB, a gain of 12dB, and its subsequent mixer has a noise 
figure of 10dB, then the front-end consisting of this LNA and this mixer has a noise 
figure of 
NF = 10& + 1Ql° ~ 1 
IOÏÔ 
10 
out 
NF, NF, NF, 
Figure 1.6 Cascaded stages 
= 2.15 
= 3.33dB (1.9) 
That's only 1.33d£ more than the noise figure of the LNA. Also one can find that the 
higher gain the first stage has, the better noise performance the whole system presents. 
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1.2 Dynamic Range 
Dynamic Range (DR) is generally defined as the ratio of the maximum input level 
that the circuit can tolerate to the minimum input level at which the circuit can provide 
a reasonable signal quality [13]. This definition is quantified in different applications 
differently. For example, in analog circuits such as op amps and analog-to-digital con­
verters, the dynamic range is defined as the ratio of the "full-scale(FS)" input level to 
the input level for which SNR = 1. The full scale is typically the input level beyond 
which a hard saturation occurs and can be easily found by examining the circuit, and 
the minimum input level is determined by the noise floor. 
In RF design, on the other hand, the situation is more complicated. It is difficult 
to define the input full scale even for a simple common-source stage. It is possible to 
define the FS as the input voltage for which the transistor is at the edge of triode region. 
However, if a sinusoid with a full-scale swing is applied to the circuit, the output exhibits 
substantial distortion. Also, the minimum signal must provide SNR greater than unity. 
For these reasons, the definition of the upper end of the dynamic range is based on the 
intermodulation behavior and the lower end on the sensitivity. 
1.2.1 Spurious-Free Dynamic Range 
The upper end of the dynamic range is defined as the maximum input level in a two-
tone test for which the third-order IM products do not exceed the noise floor. When 
expressing all of the quantities in dBm, we can write: 
where Pjjps is the power at the input third-order interception point, PiM,out denotes the 
power of IM 3 components at the output. Since 
PllP'i = Pin + P0Ut Pj M,out (1.10) 2 
(1.11) 
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Pi M,out = Pi M,in + G (1.12) 
where G is the circuit's power gain in dB and PiM ,in is the input-referred level of the 
IM3 products, we have 
P P i  M, out 
Pi i Pi — Pin + 
3-Pin PlM,in 
2 
(113)  
so 
= 
2P
"" + (1.14) 
The input level for which the IM products become equal to the noise floor is thus 
given by 
_ 2P I p 3  + F 
rin,max — g V1* 
where F — — YJAdBm + NF + 10logB is the noise floor with a noise figure of NF and 
a bandwidth of B. 
The spurious-free dynamic range (SFDR) is the difference (in dB) between Pin^max 
and Pir in,mm' 
SFDR = 2 P / / P 3 3  +  F  ~ ( F  +  S N R r n i n )  
= 
2(PJJF33 ~F) ~ SN^ (1.16) 
SFDR represents the maximum relative level of interferers that a receiver can tolerate 
while producing an acceptable signal quality from a small input signal level. 
1.2.2 ldB Compression Point 
The 1 dB compression point is another important quantity widely used to characterize 
a RF circuit's dynamic range. It is defined as the point (on the P^t versus Pin plot) 
at which the power gain of the circuit,  due to device nonlinearities, is reduced by 1 dB 
13 
from its small signal linear power gain value, i.e., 
G\dB = Go — 1 (1.17) 
where Go is the small signal linear power gain in dB. 
If we designate the input power at the IdB gain compression point as Pin,\dB and 
the output power as PUB, as shown in Figure 1.7, then we can write: 
GUB = (1.18) 
or 
PidsidBm) = P i n M B(dBm) + G l d B(dB) (1.19) 
Pout (dBm) 
1dB 
1dB 
1dB gain 
compression point 
DR 
Output noise floor 
o.miri 
i.min 
Figure 1.7 The definition of IdB gain compress 
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1.2.3 Third-Order Intercept Point 
When two or more signals at frequencies /i and are applied to a nonlinear de­
vice, they generate intermodulation (IM) products with frequencies of m/i+n/2 (where 
m,n = 0,1,2,...). These may be the second-order /1+/2 products, third-order 2/i+/2, 
2/2+/1 products, etc. The two-tone odd-order IM products are of primary interest since 
they tend to have frequencies that are within the passband of desired signal frequency 
range. 
fIF \ 
Mixer or receiver fIF 2 
flMl 
flMl 
ILO 
Figure 1.8 Signals generated from two RF tones 
Consider a mixer or a receiver as shown in Figure 1.8. fip 1 and fIF2 are desired 
IF outputs, andfimi and fiM2 are the third-order IM (IMS) products that also appear 
at the output port. The IM3 products are generated from /1 and /2 mixing with one 
another and then beating with the mixer's local oscillator according to the expressions 
(2/i — /z) — /lo = //MI (I 20) 
(2 /2 — /1) — fho — flM2 (1 21) 
//mi and fjM2 are shown in Figure 1.9 with IF products of fip\ and //f2 generated by 
the mixer or receiver. These are called third-order products because the coefficients of 
the /1 + /2 terms add to three. 
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fia 
fx h 
flF\ flFl 
flMX flM2 
IF bandwidth 
Figure 1.9 Intermodulation products 
Note that the frequency separation is 
£ = fl — h — //Ml — flFl = flFl — flF2 = f IF2 ~ flM2 (122) 
These intermodulation products are usually of primary interest because of their rel­
atively large magnitude and because they are difficult or impossible to filter from the 
desired mixer outputs. 
The intercept point, measured in dBm, is a figure-of-merit for intermodulation prod­
uct suppression. A high intercept point indicates a high suppression of undesired in­
termodulation products. The third-order intercept point (IPS) is the theoretical point 
where the desired signal and the third-order distortion have equal magnitudes. The IPS 
is an important measure of the system linearity. Typical curves for output power of a 
fundamental tone and third-order IM products are shown in Figure 1.10. In the linear 
region, for the IF signals, the output power is increased by IdB if the input power is 
increased by IdB, while the IM3 products are increased by 3dB for a IdB increase in 
Pin. The slope of the curve for the IMS products is 3:1. 
RF bandwidth 
/ 
16 
IPS 
OIP3 
1dB 
1dB 
1jdB gain 
compression point 
P|n,1dB "P3 
Figure 1.10 Illustration of IPS and IdB compression point 
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1.3 Challenges in DCRs 
1.3.1 Second-Order Distortion 
Second-order distortion in receivers is a type of harmonic distortion. The concept 
of harmonic distortion has been well explored [14]. Most circuit simulation tools are 
able to simulate harmonic distortion. Volterra series analysis [15] is a well-established 
analysis method for harmonic distortion. 
In a receiver context, the main problem of second order distortion is its creation of a 
spurious baseband signal. Consider a general modulated signal, x(t) — a(t)cos(2-K fct  + 
9(t)), described by its time-varying envelope a(t) and its instantaneous phase 9(t). This 
signal is input to a system with second-order distortion. Apart from the desired signal, 
such a system also has the response y(t) = x2(t). The output is 
y(t) = x2(t) = ^ a2(t)(cos(4:Tvfct  + 29 (t)) + 1) (1.23) 
The output of this system is a sum of a high frequency component and a baseband 
signal which is proportional to the instantaneous signal envelop power. This spurious 
baseband signal can be large compared to the desired signal, if the desired input signal 
is weak and the interfering signals are large, which is often the case in RF receivers. 
In a direct downconversion receiver, there are two sources of second-order distor­
tion [16]: 
• Device nonlinearity such as the quadratic behavior of a MOS transistor. 
• Crosstalk between the RF and LO ports. 
Using Volterra series analysis [15], it can be shown that a perfectly balanced circuit 
compensates any even-order, including second-order, distortion [14]. Because a balanced 
circuit is simple to design and effective, the use of balanced circuits is a preferred solution 
for reducing second-order distortion. The amount of reduction that a balanced circuit 
18 
provides is limited by the matching of the two signal paths and to the amplitude balance 
of the input signal. This is exactly the approach that this work is taking in implementing 
direct downconversion mixers. 
Harmonic mixers remove the problems caused by RF-LO crosstalk. They achieve 
frequency conversion by mixing the desired signal with harmonics of the LO signal. For 
instance, a perfect second-order harmonic mixer would mix the RF input signal only 
with the second harmonic of the LO signal. Such a mixer is insensitive to the crosstalk 
between the RF and LO port. However, second-order distortion products of the RF 
input signal still exist [18]. 
1.3.2 DC Offsets 
When the RF signal is downconverted to baseband, the band of interest extends to 
zero frequency and extraneous offset voltage can corrupt the signal and quite possibly 
saturate the subsequence stages. This problem is more severe in direct downconversion 
receivers than in any other types of frequency conversions. The major sources of DC 
offset are shown in Figure 1.11. Whenever a signal is multiplied by itself, it generates 
a DC component at the output of the mixer. This DC offset can be due to self-mixing 
of the LO signal, or it can be caused by self-mixing of an interferer. Since the isolation 
between the LO port and the inputs of the mixer is not infinite, a finite amount of the 
LO signal is injected to the mixer input and is mixed with itself, creating a DC offset at 
the output of the mixer. A similar effect occurs when a large interferer is coupled to the 
LO port of the mixer. The problem is exacerbated in a direct downconversion receiver 
where interferers can easily find their way to the mixer input [16]. 
There are various ways to combat the problem of DC offset. The easiest way to 
eliminate the DC offset is to use capacitive coupling as shown in Figure 1.12(a). Since 
the signal might contain information at low frequencies, a very low corner frequency is 
required to minimize the ill effects of capacitive coupling. If the corner frequency is not 
19 
LO Leakage LO 
Interferer 
Leakage LO 
Figure 1.11 Sources of DC offset 
low enough, part of the transmitted information is lost. To generate such a low corner 
frequency, large capacitors are needed. Unfortunately, such large capacitors are hard to 
build on-chip. 
Another approach is to use negative feedback to cancel the DC offset as depicted in 
Figure 1.12(b). A major advantage of this approach over that in Figure 1.12(a) is that 
it employs only grounded capacitors and can therefore utilize MOSFETs [17]. Since the 
capacitance density of MOSFETs is much higher than standard parallel plate structures, 
this approach has a major area advantage compared to that in Figure 1.12(a). However, 
the nonlinearity of MOS capacitors can limit the system performance. The high-gain 
amplifier needed in this approach can also reduce the linearity of the system. 
A third approach uses the idle time intervals in digital wireless standards to carry out 
offset cancellation as shown in Figure 1.12(c). During the idle time intervals, the switch 
is closed and the offset is measured and stored on the capacitor. However, thermal noise 
of the switch mandates large values for the capacitor. 
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Figure 1.12 DC offset cancellation techniques using (a)capacitive coupling; 
(b) linear feedback; and (c)sampling 
1.3.3 Flicker Noise 
Another major challenge in direct downconversion receiver design is the problem of 
flicker noise, or 1// noise. For modern technologies, and for the minimum gate-length 
transistors required by RF circuits, the flicker noise component might exceed the white 
noise up to several megahertz [19]. 
Flicker noise is not a limiting effect for linear RF circuits, as typically for LNAs, since 
the operating frequency is much higher than the flicker-noise corner frequency. It can 
be neglected for baseband processing as well, provided that devices of sufficient active 
gate area are used. On the other hand, however, the power consumption of the LNA is 
strongly related to the load it should drive, which is set by the input impedance of the 
downconverting mixer. In order to keep the receiver front-end power consumption low, 
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the mixing transistors have to be kept small. Consequently, the flicker noise of these 
devices is high and tends to corrupt the output baseband signal by degrading the system 
noise figure. Therefore, the lower the baseband frequency is, the higher the degradation 
is likely to be, so it is a most important concern for low-power and low-voltage direct-
downconversion receivers. 
In low-power applications, the LO phase-noise requirement is less stringent than in 
usual mainstream applications [20]. Therefore, lower LO amplitudes (on the order of 100 
to 300my) are sufficient, and the power consumption can be lowered. This statement 
favors the use of mixing devices having the strongest nonlinearity for the smallest possible 
voltage swing. This condition is fulfilled when the MOS transistors are operated in the 
weak or moderate inversion region. Because of the downscaling of technologies, this can 
be realized at frequencies up to a few gigahertz [21]. 
Another approach that can help relieve the flicker noise problem is to use passive 
switching mixers. In such a mixer, no DC bias current is needed and the RF signal is 
directly downconverted to baseband in the voltage domain. Because of the absence of a 
DC bias current, the flicker noise can be avoided with careful circuit design. This work 
also uses this approach to address the flicker noise problem. 
1.3.4 LO-RF Crosstalk 
As described above, LO-RF crosstalk is one of the major contributors to second-order 
distortion and DC offset. The LO-RF crosstalk results in LO leakage to the LNA and 
eventually the antenna, whereas the RF-LO crosstalk allows strong interferers in the RF 
path to interact with the LO signal driving the mixer. Port-to-port isolation is therefore 
a critical issue in direct downconversion mixer design. 
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CHAPTER 2. WLAN SYSTEMS 
The idea of a modern wireless local area network (WLAN) can be traced back to 
the late 1970s when IBM laboratories in Ruschlikon, Switzerland reported their infrared 
(IR) technology for indoor wireless networking [22]. However, the diffuse IR technology 
never provided a reliable link for desired data rates and suffered from requiring a non-
obstructed environment [23]. When the industrial, scientific and medical (ISM) band was 
released by the FCC in 1985, WLANs entered a new era. The advent of new technolo­
gies, new architectures, and the allocation of compatible frequency spectrum stimulated 
the industry, resulting in the appearance of first generation commercial WLAN prod­
ucts around 1990. The demand for WLAN systems has increased steadily since then. In 
healthcare industries, WLANs not only facilitate wireless connection of laptops, note­
books, and handhold instruments, but also provide a wireless connection to health mon­
itoring systems. They also allow fast and mobile connections to pharmaceutical and 
personal healthcare databases. In factory floors, WLANs speed up database access, and 
allow instant network access for delivery trucks. Educational environments also take ad­
vantage of WLANs by providing distant learning through wireless classrooms. Students 
have access to computational databases and online classes with notebook computers no 
matter where the students are. By far the biggest market for WLANs is in homes and 
small offices. Multiple computers, printers, and other peripherals are connected without 
the need for cumbersome wiring. Additional nodes can be introduced easily without 
retrofitting the building to provide wired connections. Mobility is of course another big 
advantage. In conference rooms, information can be transferred between laptops in real 
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time. 
This chapter begins with a review of WLAN network topologies in Section 2.1 . After 
that, Section 2.2 introduces some of the well known WLAN standards and compares 
them against one another. Section 2.3 is devoted to discussing the requirements of 
802.11b standards in detail. In Section 2.4, the objectives are set for the design of a 
low-power, low-voltage CMOS direct downconversion receiver for 802.11b applications. 
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2.1 WLAN Network Topologies 
For WLAN systems, there are two different ways to configure a network: infrastructure-
based and ad hoc, as shown in Figure 2.1. In an infrastructure network, mobile terminals 
communicate with the backbone network through an accesspoint (AP). In this config­
uration, a distribution system interconnects multiple basic service sets (BSSs) through 
access points to form a single infrastructure network. A mobile terminal can then roam 
among different BSSs without losing connectivity to the backbone. In an ad hoc con-
Existing Wired LAN 
Figure 2.1 Wireless networks: (a) infrastructure-based and (b) ad hoc 
figuration, the mobile terminals communicate with each other in an independent BSS 
without connectivity to the wired backbone. In this topology, computers are brought 
together to form a network spontaneously and some of the functions of the AP, which 
are needed to form and maintain a BSS, are provided by one or more of the mobile 
terminals. 
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2.2 Overview of WLAN Standards 
Wireless can provide a convenient and inexpensive networking solution in a home or 
an office. However, current wireless standards are as bountiful as they are confusing [24]. 
Some of the most well known standards for WLAN are summarized in Table 2.1 [24]-[28]. 
The WLAN interoperability forum (WLIF) advocates its Open-Air standard for 
small,  lightweight, low power mobile data units. It  uses the ISM band around 2AGHz 
to achieve data rates of up to 1.6Mbps. The HomeRF networking group has produced 
a set of specifications known as the shared wireless access protocol (SWAP) that uses 
frequency-hopping (FH) spread spectrum technology in the 2 AG Hz band to yield data 
rates of 1 to 2Mbps. Like HomeRF, Bluetooth is a proposed set of specifications for 
short-range use within home or office and is fairly inexpensive to implement. It adopts 
an ad hoc topology and creates piconets. Each piconet consists of up to eight nodes, any 
of which can be a slave or a master. As a result, Bluetooth is in direct competition with 
the HomeRF standard, and has dominated it so far. It uses frequently hopping spread 
spectrum in the 2AGHz ISM band to acheive a 1Mbps data rate. It is named after a 
10th century Scandinavian king who united several Danish kingdoms. 
The IEEE 802.11 standard uses either direct sequence spread spectrum (DSSS), FH 
spread spectrum, or infrared (IR) pulse position modulation. It makes provisions for 
data rates of either 1Mbps or 2Mbps and calls for operation in the ISM frequency 
band or the infrared band. IEEE 802.11a standard permits data rates of anywhere 
from 6 to bAMbps using discrete multi-tone (DMT), as well as orthogonal frequency-
division multiplexing(OFDM) and operates in the 5GHz frequency band. The 802.11b/g 
standards are a higher-speed version of 802.11b. 802.11b allows data rates of up to 
11Mbps, while 802.11g allows data rates of up to 54Mbps. As yet none of the existing 
standards has received universal acceptance. New standards are still under development 
to achieve better quality of service(QoS), lower system costs, and higher data rates, 
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Table 2.1 WLAN standards 
Designation Frequency (GHz) Modulation Data rate (Mbps) 
Open-Air 2.4 FH 1.6 
HomeRF (SWAP) 2.4 FH 1-2 
Bluetooth 2.4 FH 1 
802.11 2.4 FH/DSSS 1-2 
802.11a 5 DMT/OFDM 6-54 
802.11b 2.4 DSSS 11 
802.11g 2.4 FH/DSSS 54 
DECT 1.9 GFSK 1.152 
while operating in a hostile environment in the presence of strong interferers. 
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2.3 IEEE 802.11b Standard 
In 1997, the Institute of Electrical and Electronics Engineers (IEEE) created the first 
WLAN standard, which was called 802.11 after the name of the group formed to oversee 
its development. Unfortunately, 802.11 only supported a maximum data-rates of 2Mbps 
- too slow for most applications. For this reason, ordinary 802.11 wireless products are 
no longer being manufactured. 
Channel 
4 5 6 7 9 10 11 12 13 
2400 2412 MHz 
22 MHz 
2437 
Frequency 
Figure 2.2 The IEEE 802.11b channel plan 
In July 1999, IEEE expanded on the original 802.11 standard, creating the 802.11b 
specification. 802.11b supports bandwidth up to 11Mbps, comparable to traditional 
Ethernet. It uses the same radio frequency - 2AGHz - as the original 802.11 standard. 
Being an unregulated frequency, 802.11b gear can incure interference from microwave 
ovens, cordless phones, and other appliances using the same 2AGHz. However, by 
installing 802.11b gear a reasonable distance from other appliances, interference can be 
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Table 2.2 Rate-dependent modulation techniques for the IEEE 802.11b 
standard 
Data rate (Mbps) Modulation 
1 DBPSK 
2 DQPSK 
5.5 CCK 
11 CCK 
Table 2.3 Sensitivity requirements for the IEEE 802.11b standard 
Data rate (Mbps) Sensitivity (dBm) 
1 -85 
2 -84 
5.5 -82 
11 -76 
easily avoided. 
The 802.11b standard uses a direct sequence spread spectrum (DSSS) system with 
3 uncorrelated channels and 13 subcarriers as shown in Figure 2.2. Each channel has a 
bandwidth of 22MHz, with a 5MHz separation between adjacent channels. The DSSS 
system provides data payload communication capabilities of 1, 2, 5.5 and 11Mbps. the 
subcarriers are modulated using Differential Binary Phase Shift Keying(DBPSK), Differ­
ential Quadrature Phase Shift Keying(DQPSK) or Complementary Code Keying(CCK) 
as shown in Table 2.2. The sensitivity requirements of the 802.11b standard are sum­
marized in Table 2.3. The required sensitivity depends on the data rate of the signal, 
as well as the modulation scheme and the coding technique. To meet the sensitivity 
requirements for all the various data rates, the 802.11b standard recommends a noise 
figure of lOdB with 5dB implementation margins. 
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The dynamic range of the system depends on the sensitivity of the receiver as well 
as the maximum signal level that can be successfully decoded. The receiver is required 
to detect signals as high as -10dBm with less than 8% packet error rate (PER) for a 
typical sublayer data (PSDU) length of 1024 bytes. The received signal strength (RSS) 
should be monitored in order to determine if the channel is busy. 
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2.4 Summary 
WLANs allow for easy portable communications and eliminate the problems and 
costs associated with LAN wiring. The sucess of WLANs involves standardizations to 
allow seamless interaction between various systems. In this chapter we discussed some 
of the existing WLAN standards and a summary of their specifications were provided 
for both low and high data-rate systems. Among the existing standards, the charac­
teristics of the IEEE 802.11b standard were studied in more detail. In the following 
chapters, we focus on the design and implementation of a low-power, low-voltage direct 
downconversion CMOS receiver that is compatible with this standard. 
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CHAPTER 3. LOW NOISE AMPLIFIER 
A low noise amplifier (LNA) is the first stage of a receiver frontend, and its noise 
performance has the most significant effect on that of the whole receiver frontend, so the 
focus of this dissertation is put on analysis and design of a LNA with super low noise 
figure. 
3.1 Proposed LNA Architecture 
The proposed LNA architecture is shown in Figure 3.1. It is a single-stage inductively 
source degenerated cascode architecture. Transistor Ml in a common-source configura­
tion is the amplifying stage, while M2 in a common-gate configuration is the cascode 
stage. On-chip spiral inductor Ls in the source provides degeneration to provide positive 
components for input impedance. Another inductor Lg is the gate inductance to help 
input impedance matching. Rout, and consist of an output tank to help output 
impedance matching. M3 is in current mirror configuration with Ml, which provides 
bias voltage for the input port together with resistors iîl and R2. CI and C2 are block­
ing capacitors for input and output ports, respectively. The novelty of this architecture 
lies in the addition of Cd and La. The intrinsic capacitance Cd is put in parallel with the 
gate-source capacitance Cgs\ of Ml, and La, also an on-chip spiral inductor, is placed 
between the common-source stage and the common-gate stage. The addition of both Cd 
and La helps to improve the performance of this LNA, which will be explained below in 
detail. Before that, a brief introduction of a spiral inductor is presented. 
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Figure 3.1 Schematic of proposed LNA 
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3.2 Spiral Inductors 
The equivalent circuit model of a spiral inductor is shown in Figure 3.2, where L 
is the series inductance and R is the RF series resistance of the metal lines [29]. Cs is 
the series capacitance, Coxi and Cox2 are the capacitances between the inductor and the 
substrate, Csub\ and Csub2 are the capacitances of the substrate, and Rsubi and Rsub2 are 
the RF resistances of the substrate. The quality factor of a spiral inductor is defined as 
the ratio of energy stored in it over energy lost in one oscillation cycle [30]. Metal wire 
resistance, capacitive coupling to the substrate, and magnetic coupling to the substrate 
limit the Q-factors of on-chip spiral inductors. 
Btl » -vMMILr A/W « M 
V 
Figure 3.2 Circuit model of spiral inductor 
34 
3.3 Impact of Cd 
If we ignore La  and gate-drain capacitance Cgd of Ml, the input impedance of the 
common-source stage can be expressed as[31],[32]: 
Zin = jwLt + -—— + Rt + gm 177 (3.1) juUt w 
where 
Lt = Lg + Ls (3.2) 
Ct = Cgs 1 + Cd (3.3) 
Rt = Rg + Ri (3.4) 
°3n2 
1 W 
R9 = Ro^~ï ' T" (3-5) 
Cgsi: Gate-to-source capacitance of Ml 
gm\:Transconductance of Ml 
Rg\ Effective gate resistance[33] 
n: Number of fingers of Ml 
Rt: Parasitic resistance of Lg  and L s  
At the resonance frequency: 
hx\fL^C\ fo ' % rj—FT (
3
-6) 
the input matching condition is: 
Rs = Rt + gmi-pr (3.7) C, 
the quality factor for the input circuit is then 
^ 27t/0[/Îs + (Rt + 9mlc^)]Ci 
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1 (3.9) 
AnRJoCt 
and the unity gain frequency is: 
9m\ (3.10) 
27TQ 
and the noise factor of the LNA can be expressed as: 
F — 1 + 7T + lOdoRsi^r)2 
J t  
(3.11) 
where g^o is the zero-bias drain conductance of Ml, and 7 is a bias-dependent factor 
that, for long channel devices, satisfies: 
It has been found that the dominant term in (3.11) is the last term, which arises from 
channel thermal noise [34], By scaling down the width of Ml, g do can be reduced, which 
implies better noise performance and less power dissipation, provided fr is maintained. 
However, scaling down reduces Cgs\. If Cd is not added, it will result in an increase of 
Lt to maintain a constant resonance frequency according to equations (3.6), (3.2) and 
(3.3). Adding Cd in parallel with Cgs 1 not only keeps Cgs\ small, which means less gate 
induced current noise, but also minimizes parasitic effects of Ls and L9[32], 
(3.12) 
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3.4 Impact of La 
The position of La in this circuit can be illustrated in Figure 3.3. The output 
impedance of the common-source stage, Z^^css, and the input impedance of the 
common-gate stage, Zin_cGS, are both capacitive without La. With the addition of 
La, an intuitive observation is that the positive reactance provided by La helps compen­
sate negative reactance of both Zin_cGS and Zmit_Css, which improves matching to get 
a higher power gain, hence better noise performance. This observation can be explained 
explicitly as follows. 
Output Qnmon Surce Sge 
Qnmon fie 
age 
^in Zout CSS Zin CGS 
Figure 3.3 Illustration of La 
In order to investigate the effects of La, a small signal model of the LNA is shown 
in Figure 3.4, where the gate-drain capacitance Cgcn and the output impedance r^i 
of Ml are taken into consideration. Cs2 represents the summation of the gate-source 
capacitance Cgs2 and other parasitic capacitances of the common-gate transistor Ml, 
and Zaat represents output impedance of M2. 
The nodal equations at G1, 51, Dl, S2 and D2 can be written as: 
Vglivin + sCgsi + sCgdl) ~ VinDin ~ Vs\(sCgs\ + sCgdl) = 0 (3.13) 
Vdi(gdsi + sCgdi H—z—) + 9mi(Vgi — Ki) — VgisCgdi — KiSdsi — vs2— = 0 (3.14) 
S±Ja Slv0 
Kl (9dsl + sCgs 1 + ^ ~) — VdlQdsl — VgisCgsi — tj'm.l ( V^l — V^i) = 0 (3.15) 
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Figure 3.4 Small signal model of the LNA to investigate the effects of La 
VS2 {g<ls2 + Vaut + sCs 2 H —) + gm 2^2 — V<mt(9ds 2 + Vaut) ~ Vdl—j~ = 0 (3.16) SljQ S-LVQ 
Vcmt(gds2 + y out) — QnaVsl ~ V s2(gds2 + y oui ) = 0 (3.17) 
By solving equations (3.13)-(3.17), the voltage gain can be found to be 
~ Qml^dsli.^- 4" 9m2^cmt) "t" •E'(s) 
-Ay — Vcmt/Vin — 
F(s) 
(3.18) 
where 
S(s) — S Z/s{CgSi(l Qm2^out) ~t~ Cgd\ [ffm2^out "i~ Sml^ cisl (l ^crut)] } 
~i" (1 + 9m2^out)(Tdsl @gall's) (3.19) 
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F (s) — s CgslCgdlCs2LsLa s CJS!) />a i CJg s i -t- Cg^i ( 1 -+• Qmi^dsi )] 
+ S3r(ZSl [C'gSlZ/S(C52 + Cgdl) + Cg2CgdlLa] 
+ S2{Cs2(LS + La + gmirdsiLs) + Ls{Cgs\ + Cgdi(l + gmi^dsi)]} 
+ sr(jsi(CS2 + Cgdi) + 1 (3.20) 
What we are interested in is the denominator in (3.18), F(s). It can be rearranged 
as the summation of a La related term and a non-L0 related term, as shown below: 
F(s) = G(s) + LaH(s) (3.21) 
where the non-L0 related term G(s) is: 
G(s) = S Tdsl^gsl(Cs2 Cgd\)Lis 
+ S2Ls[Cgs 1 + (CS2 + Cgdl){\ + Sml^dsl)] 
+ sr(jsi(CS2 + Cgdi) + 1 (3.22) 
and the La related term H(s) is: 
H{s) = s5 CgsiCgfix C'&Ls + s4 Cs2 Ls  \Cgs i + Cgci\ ( 1 + gmirdsi)] 
+ s3rdsiCS2Cg(ii + s2Cs2 (3.23) 
Let s = jw, we have 
G(jw) = P(u>) + ;Q(w) (3.24) 
F(ju;) = SH+jT(u;) (3.25) 
where 
P(w) WACgdlCS2(l +  ^ ml^cisl) + W^CS2(W2  LgCgsl — 1) (3.26) 
Q(w) = w3QdiC,2(w%q,,i - 1) (3.27) 
S(w) — 1 — W2Ls[Cgs\ + (Cs  2 + Cgdi)(l + Qmll'dsl)] (3.28) 
T(w) = wrdsi(CS2 + Cgdi ) ( 1 — w2LsCgsi) (3.29) 
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Then we can rearrange F(jw) as a summation of a real part and an imaginary part 
as 
FM = [PH + + j[g(w) + 4.TM] (330) 
Because at our desired operation frequency f0, 
w0 = 2tt/0 « , (3.31) 
yj LsCgs\ 
then 
w02LsCgsl  < 1 < rdsi (3.32) 
so 
P(w 0 )  — Wo 4CgdlCa 2( l  + Qmlfdsl) + Wq'C S 2{W(^  L s C g s \  — l) 
= Wo 2C s 2  [wQ 2Cg dl  ( 1 + 9m\fds\) + (wo 2  LsCg s i  — 1)] 
= ivo2CS2[wo2(Cgdi + LsCgsi) + {WQ2 Cgd\gm\r ds\ — 1)] (3.33) 
Q(WQ) = Cgd\Cs2 (^VJQ2 LsCgsi — 1) (3.34) 
S{w0) = 1 — WQ2Ls[Cgsi + (Cs  2 + Cgdi)(l + âWdsi)] (3.35) 
T{WQ)  = words i (C S 2  + C9<ii)(l — w o 2 L s C g s i )  (3.36) 
It is easy to find that uVCgdigmir-dsi > 1, so we have 
P(w0) > 0 
Q(w0) < 0 
S(w0) < 0 
T(w0) > 0 
Then 
|F(_m,)|' = [P(wo) + 1.5'M]' + [QW + ^ T(«;o)]' 
= P^(wo) + Q2(wo) + Z,."[^(wo) + T"(wo)] 
+ 2Z,.[P(wo)S(wo) + Q(wo)T(wo)] (3.37) 
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Since P(w0)S(w0) 4- Q(wo)T(w0) < 0, so we can see that |F(jwo)| decreases as La 
increases, which in turn results in an increase in voltage gain(3.18). This conclusion is 
verified through a SpectreRF simulation by sweeping La from InH to 5nH, as shown in 
Figure 3.5. 
S-Pwemner nnpo«m B 
M Lo-"5n"iCP dBW 
» 
Lo1 
39 
T5Ô ÏB 
Figure 3.5 S21 vs. La 
One interesting result from above is the LNA's low-frequency response. At fre­
quencies where the gain has started to decrease but still much greater than unity, the 
first-order and higher-order terms in the numerator in (3.18) can be ignored. So can the 
higher-order terms in the denominator. Then we have: 
Qml^dsl (1 "h 9m2^out) Ay 
1 + s(Cs  2 + Cgdi)rdsi 
1 + s{CS2 + Cgd\)r dsi (3'38) 
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where the DC gain is: 
-<4o = Sml^dsl (1 "i" 9m2Zcmt) (3.39) 
and the —3dB cutoff frequency is: 
m
-
MB = (C,2 + CsJ1 r„„ = (C„TL) (3'40) 
^1 
Figure 3.6 Small-signal model to calculate input impedance 
Another problem arises as La increases: operation frequency shift, as shown in Fig­
ure 3.5. This is because the introduction of La changes the input impedance of the LNA, 
and expression (3.1) no longer holds. In order to get a more accurate expression of the 
input impedance of the LNA, a small-signal model circuit as shown in Figure 3.6 is used 
to calculate Zin. To make it easier understood, the cascoded common-gate stage is not 
taken into account, neither is the gate-drain capacitance Cgd\- A voltage Vx is applied 
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at the input port to generate an input current Ix, while the output port is grounded. 
Similarly, we can write nodal equations at G\, 51 and D1: 
%,!=%: (3.41) 
Vs\(sCgs\ + Qdsi H—j—) — 9mi(Vgi — Vs\) — Vg\sCgs\ — Vjxgdsi — 0 (3.42) 
Vdl (gdsl H J—) + gmlVgsl ~ Klâtisl = 0 (3.43) 
Ix = {Vg i — V sl)sCgsi (3.44) 
By solving these nodal equations, we have: 
Zin — -j-
= jw[Ls  + Ls(Ls  + La)^^-} + — l— + R! (3.45) 
UgSl JWLsgsl 
It should be noticed Z' in  is used instead of Z in. This is because the actual input 
impedance of the LNA should include the portion contributed by Lg, the gate inductance. 
Also R' is used to denote all the resistive portion of the input impedance. If we take Lg 
and Cd into consideration, then the total input impedance of the LNA can be expressed 
as: 
Zin = jw[L t  + LS(LS + La)^ ç—] + jw£ + R] (3.46) 
where: 
L t  = Lg + Ls  (3.47) 
Q = Q (3.48) 
Then the resonance frequency becomes: 
/o = , (3.49) 
2?ryjLiCf + LsyLs  + La) (jfuiiQdsi 
at which Zin = R which is the real (resistive) portion of Z in. 
It can be been that the presence of the interstage inductance La lowers achievable 
operation frequency fo  of an LNA, assuming no other changes in the circuitry. /0 
decreases as La increases, which explains the frequency shift in Figure 3.5. 
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3.5 Simulation Results 
In the proposed LNA design, a 3.72nH La is used. The S-parameters of the LNA 
is plotted in Figure 3.7, and its noise figure is plotted in Figure 3.8. Its performance is 
summarized in Table 3.1. 
S—Parameter Response 
v: S22 dB20 A: S21 dB20 
: S12 dB20 : S11 dB20 30 
S21 = 20 dB 
-10 
S11 = -6,4 dB 
-30 12 dB 
$12 = -34 dB 
-50 
70 
freq ( Hz ) 
A: (2.4G -6.37399) 
Figure 3.7 S-parameters of the proposed LNA 
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Figure 3.8 Noise figure of the proposed LNA 
Table 3.1 LNA performance summary 
This work [44] [42] 
Process (fim) 0.18 0.18 0.18 
Supply voltage(y) 1.2 1.2 1.8 
Operation freq .(GHz) 2.4 2.45 2.4 
Power dissipation(mW) 2.8 7.76 7.94 
Noise figure(dB) 0.75 2.778 4 
Power gain(dB) 20 16 12 
-6.4 N/A -10 
5i2(dB) -34 -30 N/A 
-12 N/A -11 
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CHAPTER 4. DESIGN OF MIXERS 
4.1 Introduction 
The mixer is one of the most critical building blocks in modern radio frequency (RF) 
wireless communication systems. As a part of RF front-end circuits, its performance 
directly impacts the whole system's performance. Compared with traditional super­
heterodyne conversion architecture[34], direct conversion has the potential for reduced 
power consumption, multi-band operation, reduced dependence on off-chip filters, higher 
levels of integration and reduced system complexity[33]. However, direct conversion also 
presents four design challenges: DC offsets, even-order distortion, I/Q mismatches and 
flicker noise [33]. Careful attention must be taken on these issues during component and 
system design. For high-speed wireless communications like 802.11b applications, overall 
radio performance is more dependant upon noise than linearity. 
Two mixers are presented in this dissertation: one is a passive switching mixer, 
the other is an active Gilbert cell-based direct downconversion mixer, while both are 
implemented in a 6-metal-l-poly 0.18fim CMOS process. For the switching mixer, the 
switching process is directly in the voltage domain, while for the active mixer, the 
switching process is realized by the active devices driven by a 2.4GHz sinusoid LO 
signal with a power level of -10dBm. An input matching network at the RF input port 
is used to improve the mixer's performance. 
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4.2 Switching Mixer 
In typical active Gilbert-type mixers, the RF signal is represented in the form of 
current instead of the RF voltage itself. The V-I conversion is realized by multiplying 
LO-M2 Rs/2 < LO+ Ml 
OUT-OUT+ 
Rs/2 LO+ M4 LO- M3 
Figure 4.1 A simple double-balanced CMOS switching mixer 
it with a square-wave version of the local oscillator. In order to avoid the V-I conversion 
problem, an alternative is to switch the RF signal directly in the voltage domain. Since 
CMOS transistors are excellent switches themselves, high-performance passive switching 
mixers can be realized effectively with CMOS technology. A simple double-balanced 
passive switching mixer is shown in Fig. 4.1, which consists of four transistors in a 
bridge configuration. The four transistors operate as switches connecting either the RF 
signal or the inverse of the RF signal to the output terminal driven by the local oscillator 
signal. A general expression of the output of the mixer is given in [31], which is expressed 
as the product of three time-varying components and a scaling factor: 
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vour(t) = vRF(t) • [^^-•m(t)]-[gT"' 
9T 
(4.1) 
where gr(t) is the time-varying Thevenin-equivalent conductance as viewed from the 
output port, and grmax and TJT are the maximum and average values, respectively, of 
gr(t). The mixing function m(t) is defined by: 
m(t) = g(t) -  g(t -  
I2 l) 
g(t) + g(t - If1) (4.2) 
where g(t) is conductance of each switch and TLO is the period of the LO drive. It can 
be observed that the mixing function has no DC component and has only odd harmonic 
content because of its half-wave symmetry. 
-|| UUWUWLr 
Rs/2 ^ ci Li 
VRP M 
Rs/2 
-|| UUlMILr 
l3 âC3-
7 
H V, OUT+ 
LO+—II Ml M2 .11—LO-
CT 
LO-
V, OUT-
MS M4 > LO+ 
Figure 4.2 A switching direct downconversion mixer with impedance trans­
formation [31] 
A widely-used switching mixer is shown in Fig. 4.2[31]. C\ and Li together with 
C3+L3 provide an impedance transformation, and L3 and C3 + CL form a parallel tank 
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which acts as a bandpass filter. Because of the absence of DC bias current in this mixer, 
the flicker noise is absent, which makes it particularly valuable for direct downconversion 
receivers. 
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Figure 4.3 1 -dB compression point and input third-order intercept point of 
the switching mixer 
For the switching mixer, a 2AbGHz 0.45V square wave is used as the LO signal. 
Two RF tones of 2A2GHz and 2A3GHz are applied at the input of the mixer with 
equal power levels to perform input third order intercept point analysis. Power levels of 
both tones are swept from -30dBm to 20dBrn to observe the first order and third order 
nonlinearity behavior, which is shown in Figure 4.3, and its performance is summarized 
in Table 4.1, and the measured output spectrum of one branch of this passive switching 
mixer is shown in Figure 4.4. 
IdB comp ression poin 
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= -5.2 dB: n 
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Table 4.1 Switching mixer performance summary 
Process 0.18 fxm CMOS 
IF frequency 0 
LO frequency 2AbGHz 
LO voltage 0.6V 
Noise figure(DSB) 8.8dB 
Conversion gain@-30d£m -2.2 dB 
IdB compression point -5.2 dBm 
IIP3 Q.hdBm 
OIP3 -5dBm 
» 1 
A 
# 
» » ' \... * 
Figure 4.4 Measured output spectrum on one branch of the passive switch­
ing mixer 
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4.3 Active Mixer 
As the second element in a direct downconversion receiver, it is desirable that the 
mixer have high conversion gain and low noise figure. An active mixer topology, based 
upon the standard Gilbert cell, was selected for this design. The schematic of the mixer 
core is shown in Fig.4.5. It consists of a driving stage (Ml, M2), a switching stage (M3-
M6), loads RL, as well as matching networks and bias circuitry (not shown in Fig.4.5). 
Driven by a sinusoid LO signal, the mixing operation can be represented as: 
RT R, 
OUT+ 
_Z V 
LO+ 
M3 M4 — 
r  
Hr M5 M6 
p r 
, r r > 
LO- r 
OUT-
RF+ Ml M2 RF-
GD 2/0 
V 
Figure 4.5 Schematic of the Gilbert cell-based mixer core 
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lout = 2gmVRFVLO • cos2irfRFt • cos2irfLOt (4.3) 
— gmVRFVLO ' C0s2lt( f R F  —  / L O ) t  
+ gmVRFVLO • cos2ir( f R F  +  f i , o ) t  (4.4) 
where IQ is the bias current of the driving stage, gm is the transconductance of the 
driving device, VLO is the magnitude of the LO signal, and fio is the frequency of the 
LO signal. 
From Equation 4.3, it can be observed that double-balanced mixers rejects both the 
RF and LO frequencies at the output port, as shown in Fig.4.6. 
0 /if /lo +/rf / 
Figure 4.6 Output spectrum of double-balanced downconversion mixers 
The conversion gain of this mixer can then be defined as: 
y-* Vauf 1 out (4.5) 
(4.6) = gmVLoRL 
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4.4 Input Matching Network 
The function of the input matching network is to match impedance at the RF input 
port to a certain value, often 50f2, to achieve low noise performance and high conversion 
gain. It requires the desired input immittance looking into the matching network that is 
terminated in the given load immittance to be the conjugate of the source immittance. 
In order to achieve maximum power transfer, the matching condition requires 
In order to minimize the noise figure, the optimum source impedance (Zsopt) °f the 
driving stage should be matched to the impedance of the source (Zs), or 
Simultaneous power and noise matching thus involves satisfying the following condition: 
From the above relations, a general strategy for the design of the RF input matching 
network was developed, as shown in Fig.4.7. Because of the presence of parasitic capaci­
tances at the gates of the driving transistors, an on-chip inductor L\ is added to the RF 
port to series resonant the input impedance such that the resulting impedance at desired 
frequency is purely real. Then a matching section consisting of a series capacitor C\ and 
a shunt inductor L2 can be used to match the remaining resistance to Z5, which is 5011. 
The series capacitor C\ would act as a blocking capacitor, and the shunt inductor L2 
would be used as a bias inductor. 
The mixing stage also has an important impact on mixer noise performance. In­
stances of imperfect switching, where both sides of a differential pair are on, will in­
crease the noise figure, and reduce the gain[35]. Therefore, these switching transistors 
were sized smaller than those of the driving stage. 
% = (4.7) 
Zs = ZSopt  (4.8) 
(4.9) 
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PortRF 
z k=z s=z,  v 
Figure 4.7 The optimum input matching network 
In order to facilitate single-ended testing, a baseband output buffer shown in Fig.4.8 
is used to take the differential mixer output and to convert it to a single-ended signal. In 
addition, the buffer provides approximately 4dB of gain to the down-converted signal. 
Its output is matched to 50fî. The complete schematic of the mixer is shown in Fig.4.9. 
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VDD 
î_ 
R1 R2 
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M1 M2 h 
M3 Ï 
GND 
Figure 4.8 VCO output buffer 
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Ml 
OUT+ 
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IL M5 MÔ3 
L3 C2 RF-
BIAS 
Figure 4.9 Complete schematic of the mixer 
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4.5 Simulation Results 
The double-balanced direct downconversion mixer was designed and simulated in 
Cadence SpectreRF in 0.18jum CMOS technology. It is powered with a 1.2V DC supply. 
The RF signal is 2AlGHz at -30dBm, and the LO signal is 2AGHz at -10dBm. 
The simulated double sideband noise figure of the mixer is shown in Fig.4.11. It can 
be seen that the main contributing noise is the flicker noise 1// noise at the lower fre­
quency range. With increasing frequency, there is only intrinsic thermal noise remaining 
since the optimum matching network does not contribute noise. In upper band, the 
flicker noise is mixed up to the LO. Hence, 1// noise becomes the main contributor 
again due to drop in conversion gain. 
In order to investigate the linearity of the mixer, a 2AGHz sinusoid of -10dBm is 
used as the LO signal. Two RF tones of 2AlGHz and 2A2GHz are applied at the RF 
port of the mixer with equal power levels to perform input third order intercept point 
analysis. Power levels of both tones are swept from -50dBm to 0dBm to observe the 
first order and third order nonlinearity behavior, which are shown in Figs. 4.12 and 
4.13. 
The mixer consumes 4mW from a 1.2V supply, and the output buffer consumes 
2AmW. Fig. 4.14 shows its layout, and Table 4.2 summarizes the simulated results. 
Circuit performance is compared with some previously published RFIC mixers in 
Table 4.3. This design presents a better performance in noise figure and power dissipa­
tion, as well as good linearity. What's most impressive is that this mixer requires only 
-10dBm LO signal power to drive it, which makes it more suitable for low-voltage and 
low-power applications. 
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Table 4.2 Performance summary of the mixer 
Process 0.18 /tm CMOS 
RF frequency 2.41 GHz 
LO frequency 2.4GHz 
LO power level -10 dBm, 
Supply voltage 1.2V 
Bias current 3.4 mA 
Noise figure(DSB) 9.2 dB 
Conversion gain@-30dBm 12.25 dB 
IdB compression point -16AdBm 
IIP3 -4.5 dBm 
LO-RF leakage -31 dB 
Table 4.3 Performance summary of the mixer 
Reference [52] [53] [54] [55] This work 
Process 0.18 //m 0.18 fxm 0.18/im 0.18 fim 
CMOS CMOS CMOS CMOS 
Frequency(GBz) 17.35 5.2 5.8 1.6 2.41 
IF (GHz) 0.0 0.1 0.2 0.05 0.01 
Conversion Gain(dB) 12.0 20.91 7 -8 12.25 
IIP3 (dBm) -10 -13.6 -2.94 22 -4.5 
Noise Figure(dB) 11.5 9.1 14.3 25 9.2 
Power Dissipation(mW) 17.8 3.95 6.89 43 4 
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Periodic XF Response 0 
: hormonic = "1";V/V /PORT_RF ; pxf dB20(V/V) 
: harmonic-"-1 ";V/V /PORT_RF ; pxf dB20(V/V) 12.40 
Conversion gain = 12.25 dB @ 2.41GHz 
.00 
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Figure 4.10 Conversion gain of the mixer 
Periodic Noise Response 
NF — 9.2dB with Output= 10M 
0 
10M 
freq ( Hz ) 
10K 00M 10G 
Figure 4.11 Double sideband noise figure of the mixer 
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4.6 Summary 
A double-balanced CMOS direct downconversion mixer based upon a Glibert-cell is 
presented in this paper. It can work under a low voltage supply of 1.2V, and a low power 
level LO signal of -10dBm. A simultaneous conjugate input matching network helps to 
achieve better noise and power performance. With a RF input of 2AlGHz at -30dBm, 
and a LO signal of 2AGHz at -lOdBm, the conversion gain is 12.25dB, the noise figure 
is 9.2dB, and the LO-RF leakage is -31dB . It also shows good linearity with its IdB 
compression point of -16.4dBm and IIP3 of -4.5dBm. 
Periodic Steady State Response - LO level: -10dBm fL0=2.4GHz frf=2.41GHz 
+ : 1 dB/dB compression curves 
20 a: 1st Order compression curves 
1 0  
0.0 
m -10 
-20 
-30 
-40 i i i i i i 
-50 -40 -30 -20 -10 0.0 10 
RF signal level (dBm) 
Figure 4.12 1-dB compression point of the mixer 
input Referred 1dB Compres^t >.3904 
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Figure 4.13 Third-order intercept point of the mixer 
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Figure 4.14 Layout of the active double-balanced mixer 
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CHAPTER 5. DESIGN OF LC VCO 
The explosive growth of today's wireless communication market has brought an in­
creasing demand for high performance radio-frequency (RF) circuits in low-cost tech­
nologies. Because of advancements in RF CMOS circuits, devices, and passive elements 
in the last decade, it has become possible to develop a RF system-on-chip (SoC)[2] that 
integrates RF, analog and digital circuits completely. One major challenge in the de­
sign of single-chip transceiver systems is in the design of the voltage-controlled oscillator 
(VCO) that generates the local oscillator (LO) carrier signal. The phase noise of this 
VCO is one of the most important parameters for the quality and reliability of data 
transmission. 
For higher quality receivers, a cross-coupled LC oscillator topology has shown bet­
ter phase noise performance, easier implementation, and differential operation than a 
relaxation or ring oscillator because the bandpass nature of the resonant tank in the LC 
oscillator provides the lowest phase noise for a given amount of power dissipation [45]- [48]. 
A cross-coupled LC oscillator was chosen in this design. 
A cross-coupled LC-VCO design is presented in this chapter of this dissertation. It 
uses on-chip spiral inductors and junction varactors in the resonance LC-tank. To achieve 
better performance (higher Q) at the target carrier frequency, as well as to get low-power 
dissipation, a small metal capacitance is included in the tank. The organization of this 
paper is as follows: Section II talks about low-power low-phase-noise LC VCO basics, 
Section III describes the design of the proposed VCO, Section IV addresses layout issues, 
Section V presents simulation results, and Section VI concludes this paper. 
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5.1 LC VCO Basic 
A general LC-VCO can be shown as in Fig.5.1. The inductance L and the capacitance 
C consist of a parallel resonance tank. RL and Rc are the parasitic resistances of L and 
C, respectively. In order to compensate the losses coming from RL and Rc, active 
components like CMOS transistors are used to realize a negative resistance —R. When 
the Q-factor is high, the circuit results in a VCO with center frequency 
1 fo = (5.1) 
2ttVIC 
It should be noticed that the capacitance C in (5.1) not only consists of the tunable 
capacitance of the VCO, but also includes the parasitic capacitances of the inductor, 
the active components and the load. 
L 
viil&fljiv vw 
wv 
vw 
Figure 5.1 Basic LC-VCO 
According to [47], the loss in the tank can be expressed as 
R \r 2 
2 "peak (5.2) 
where R represents the combined losses of the inductance and the capacitance, and Vpeak 
is the peak voltage amplitude across the capacitance. It can be observed from (5.2) that 
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the power loss decreases linearly with the series resistances in the resonance tank, and 
it also decreases quadratically with the increase of the tank inductance. 
A heuristic expression for the phase noise of an LC-VCO was published by Leeson[49] 
in 1966: 
= 
(5
'
3) 
where Q is the loaded quality factor of the resonance tank, which is defined as: 
Q = =  n r  =  i / I  < 5 - 4 )  
and F is the noise factor. Equation (5.3) suggests the most effective way to lower phase 
noise is to use a tank with higher Q. Tiebout expressed (5.3) further into a more practical 
expression [47]: 
S(A/) = FVpeakH^L*A P (5-5) 
which shows that phase noise is not dependent on /0 if Vpeak can be kept constant. 
It suggests that phase noise can still be optimized in spite of the unavoidable series 
resistances in a standard CMOS process. 
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5.2 LC VCO Design 
According to the analysis from the previous section, it is clear that an LC-tank with 
maximal L/R and L/C ratios is needed to achieve low-power consumption and low-
phase-noise performance. The schematic of the proposed VCO is shown in Fig.5.2. Two 
optimized spiral inductors LI and L2 are used in series in a differential configuration. 
Two NMOS transistors Ml and M 2 are coupled in positive feedback to provide a neg­
ative resistance. With the inductance value of 2.369nH, the total capacitance on each 
node must be 1.856pF to provide an oscillation frequency of 2AGHz, which includes 
the inductor's parasitic capacitance, the drain-bulk, gate-drain and gate-source capaci­
tances of the NMOS transistors and the tunable junction capacitance. In order to get 
low power dissipation, a small fixed metal capacitance is added in the LC-tank. The 
advantage of doing so is to get smaller die area and smaller power dissipation at the cost 
of reducing tunable range. 
The spiral inductors are implemented using a thick top metal. Its equivalent lumped 
RLC circuit model is shown in FigureS.3, where Ls is the series inductance, Rs is the 
metal series resistance, Cs is the overlap capacitance between the spiral and the center 
tap underpass; Cox\ and Cox2 are the oxide capacitances between the spiral and the 
substrate, and Rsubi and Rsub2 are silicon substrate resistances, while CSUbi and Csu(,2 
are silicon substrate capacitances. The quality factor of a spiral inductor is defined as 
the ratio of energy stored in it over energy lost in one oscillation cycle[30].Metal wire 
resistance, capacitive coupling to the substrate, and magnetic coupling to the substrate 
limit the Q-factors of on-chip spiral inductors. 
The junction varactors are implemented using a P+ active area in an N-Well. Its 
capacitance can be tuned with the control voltage VrUne, which controls the bias voltage 
of the N-Well. Because the N-Well is a common-mode node, its parasitic capacitance 
to the substrate is not important. Its equivalent circuit is shown in Fig.5.4, where D is 
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VDD 
Vout-
Vtune 
Vout+ 
Figure 5.2 Schematic of the VCO 
the diode between P+ and N-Well, Cp is the parasitic capacitance, and Csub\, Csub2 and 
Rsubi are substrate capacitances and resistance, respectively. 
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Figure 5.3 Spiral Inductor Model 
Dn 
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-W- Port2 
T 
R„, 
Figure 5.4 P+/NW Junction Varactor Model 
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5.3 Simulation Results 
The layout of the VCO is shown in Fig.5.5, and the transient response of the VCO 
output is shown in Fig.5.6, while the phase noise performance is shown in Fig.5.7 for a 
carrier frequency of 2.4 GHz. Phase noise at 100 kHz offset from the carrier is -101.9 
dBc/Hz, while the phase noise at 1 MHz offset is -122.1 dBc/Hz, and -131.6 dBc/Hz at 
3 MHz. The tuning characteristic of the VCO is shown in Fig.5.8, and its performance 
is summarized in Table 5.1. 
C i N D  
Figure 5.5 Layout of the VCO 
In order to make comparisons between different VCOs with respect to power dissi­
pation, carrier frequency and phase noise, three figure of merit (FOM) expressions are 
used: 
FOM 1 = 20logf0 - S(Af) - 10logP (5.6) 
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Figure 5.6 Transient Response of the VCO 
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Periodic Noise Response 
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Figure 5.7 Phase Noise of the VCO with /0 — 2 A G H z  
f o r  A /  =  m k H z [ 5 l } -
kT fn 2 
F O M 2  =  1 0 l o g { — ( j ± )  I - S(A/) (5.7) 
for A/ = l M H z [ A S ]  and 
FOM3 = 20 log^f- + S(Af) + 10 logP + 30 (5.8) 
Jo 
for A/ = 3 M H z [ 4 7 ] ,  where f o  is the carrier center frequency, A/ is the frequency offset 
from the center, P is the power consumed by the VCO, and S(Af) is the phase noise 
at a frequency A/ from f0. Table 5.2 compares the simulated results of this work with 
some recently reported fully integrated LC VCOs in standard CMOS process using the 
three FOM equations. It can be seen this work achieves a good phase noise performance 
with very low power dissipation through a wide range of offset frequency. 
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VCO Tuning Range 
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Figure 5.8 Tuning Range of the VCO 
Table 5.1 VCO performance summary 
Process 0.18 \im CMOS 
Supply voltage 1.2 V 
Frequency 2.4 GHz 
Power dissipation 2.2 raW 
Tuning Range 175 MHz 
Phase Noise @ 100 fcHz -101.9 dBc/Hz 
Phase Noise @ 600 fcHz -117.6 dBc/Hz 
Phase Noise @ 1 MHz -122.1 dBc/Hz 
Phase Noise @ 3 MHz -131.6 dBc/Hz 
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Table 5.2 VCO Performance Comparison 
Reference /o A/ P S(A/) FOM 
(GHz) (Hz) (mW) dBc/Hz 
[50] 1.4 100 k 3 -107 315 
This work 2.4 100 k 2.2 -101.9 316.2 
[47] 5.8 1 M 5 -112 6.27 
[57] 5.35 1 M 7 -116.5 9.12 
[59] 5.8 1 M 2.62 -115 11.64 
This work 2.4 1 M 2.2 -122.1 12.1 
[46] 1.8 3 M 20 -143 -185.5 
[60] 2.5 3 M 2.6 -131 -186.03 
This work 2.4 3 M 2.2 -131.6 -186.30 
5.4 Summary 
A low-power, low-phase-noise design of a fully-integrated 2.4GHz CMOS cross-coupled 
LC VCO is presented. Junction varactors are used to realize the tunable capacitance. 
Simulation results have shown excellent phase noise performance as compared with other 
recently reported CMOS LC VCOs. However, because of the relatively small capaci­
tance of junction varactors, the tuning range of this VCO is only around 7% of the carrier 
center frequency. It is possible to achieve wider tuning range by using MOS varactors 
because of their relatively large capacitance. 
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CHAPTER 6. CONCLUSIONS 
6.1 Summary 
This work demonstrated the successful analysis, design and simulation of several 
CMOS RF building blocks that can be used for low-volt age, low-noise direct downcon-
version receiver for WLAN applications. The need for these building blocks, was shown 
to stem from the demand for increasing data rates in wireless communications. Early 
sections of this dissertation discussed direct downconversion techniques and explained 
the advantages as well limitations of these techniques. The design of a low voltage, 
low power LNA was demonstrated using a parallel capacitance and an interstage induc­
tance. A theoretical analysis was developed on the effects of both components to show 
improvement in noise and power performance of the LNA. 
In order to achieve direct downconversion, two types of mixers were presented: A 
passive switching mixer, and an active double-balanced mixer. The passive switching 
mixer helps to solve the problem of flicker noise, but suffers power loss. While the 
double-balanced architecture helps to relieve the problems of DC offset and second-order 
distortion. 
At the end of this dissertation, a partially tunable cross-coupled LC VCO was pre­
sented. It uses on-chip spiral inductors and junction varactors in the resonance LC-tank. 
The use of the partially tunable varactor helps to improve phase noise performance, but 
it also limits the VCO's tuning range. 
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6.2 Future Work 
The use of both a parallel capacitance and an interstage inductance is an important 
contribution of this work. Further studies need to be done on direct downconversion 
receivers to overcome the four problems mentioned in Chapter 1. New circuit topologies 
should be investigated to achieve a reasonably low power dissipation, low noise and 
better linearity. 
More theoretical analysis of the fundamental limitations on the absolute minimum 
power consumption of a DCR is necessary. It will prove useful to quantify further the 
trade-offs with power dissipation such as noise figure and dynamic range. Such analysis 
would provide designers with valuable information necessary to optimize their design for 
a desired objective. 
Another related research area is to use MOS varactors in a cross-coupled LC VCO 
design. It should provide better phase noise performance than junction varactors, as 
well as wider tuning range. 
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